Abstract-GaN-HEMTs suffer from trapping effects which might increase device ON-state resistance (R DS(on) ) values. Thus, dynamic R DS(on) of a commercial GaN-HEMT is characterized at different bias voltages in the paper by a proposed measurement circuit. Based on the measurement results, a behavioural model is proposed to represent device dynamic R DS(on) values, in which trapping and detrapping time constant is represented by a series of RC network. The model is simulated in PSPICE, of which the simulation results of R DS(on) values are compared and validated with the measurement when device switches in a power converter with different duty cycles and switching voltages. The results show that R DS(on) values of this device would increase due to trapping effects.
I. INTRODUCTION
Application of GaN power semiconductor devices is becoming more and more popular in power electronics systems design, because GaN devices can operate at high temperature, switch fast and produce low power loss. In order to better use GaN devices in power electronics systems, it is necessary to understand their characteristics. High-ElectronMobility Transistors (HEMTs) are the most widely used GaN power electronic devices, but they suffer from electron trapping effects that reduce their current carrying capability [1] , [2] . Fig. 1 , this trapping effect is related mainly with two effects when device in OFF-state, one is the bias V DS voltage value and another is the bias time (trapping time), which would give rise to the increase of GaN device ON-state resistance (R DS(on) ) value. According to the results presented by authors in [3] , GaN device R DS(on) values would increase by a maximal factor of 4 after 1ms bias time depending on bias V DS voltage value. The results presented by authors in [4] demonstrate that device R DS(on) values would further increase 50% if bias time is doubled. In the on-state (low bias), detrapping occurs and the R DS(on) values decrease to the steady state value at a rate characterised by the detrapping time. As shown in [3] , GaN device dynamic R DS(on) values would decrease 30% after 10µs detrapping time. cycles leading to a combination of trapping and detrapping effects and consequently uncertainty in the actual value of R DS(on) . This will lead to uncertainty in device power loss, making predictions of converter efficiency and cooling system design challenging. The ability to characterise and model GaN-HEMT R DS(on) values is thus an important design consideration.
Illustrated in
There are mainly two different methods to measure GaN-HEMT dynamic R DS(on) values: one method is by using directly a measurement equipment [4] , and another one is by using an electrical circuit, where different circuit topologies are proposed by authors in [3] , [5] - [8] . In this paper, a new characterisation circuit is presented to measure GaN-HEMT dynamic R DS(on) values, which could be easily implemented. Compared to the above different circuits, this new measurement circuit needs fewer components and offers an alternative method to characterise the device and to compare the results. Based on the dynamic R DS(on) measurement results, a behavioural model is thus proposed to present device trapping and detrapping effect, which could be used in a circuit simulator.
The paper has the following structure. First the measurement circuit to characterize GaN-HEMT dynamic R DS(on) values is presented. Afterwards, measurement results of different trapping and detrapping time on R DS(on) values are shown. Based on the measurement results, a behavioural model is proposed to represent device dynamic R DS(on) values. The model is further validated by comparing with the measurement when device switches in a power converter. Conclusions are given at last.
II. GAN-HEMT DYNAMIC ON-STATE RESISTANCE MEASUREMENT

A. Measurement circuit
GaN device R DS(on) values can be obtained by measuring device ON-state voltage V DS(on) across it and current I D through it in an electrical circuit. As the measured bias voltage when device is OFF (V DS(off) ) could achieve more than several hundred times higher than device V DS(on) , a voltage clamping circuit is necessary to reduce the measured V DS(off) in order to increase measurement accuracy. For this reason, the measurement circuit shown in Fig. 2 is constituted by a bias circuit to control device trapping time when it is OFF and a voltage clamping circuit to measure device V DS(on) value when it is ON.
In the bias circuit, a transistor T1 is used to control DUT trapping time. A resistive load R load is used to set the current level when DUT is in ON-state. Because of the parasitic inductance L para of the R load , two diodes D1, D2 offer a free wheeling path of the current when either T1 or DUT is switched from ON to OFF. can thus be measured directly (V DS(m.) = V DS(on) ). When DUT is OFF, zener diode junction capacitance is charged at first, so V DS(m.) increases to the zener diode clamping voltage V clamp , and then V gmsm is inferior to V th . Afterwards, D-mode MOSFET is pinched OFF and its inter-electrode capacitance C dmsm is charged to withstands almost the whole bias V DS voltage (V DS V DS(m.) ). It is to be noted that as there is a leakage current balance between D-mode MOSFET and Zener diode, V DS(m.) is inferior to V clamp in steady-state. Instead of measuring voltage range between V DS(on) and V DS , a much smaller voltage range between V DS(on) and V clamp is measured, thus the measurement sensitivity is increased. Compared to the similar type voltage clamping circuits that are analyzed by authors in [6] , less components and no external power supply are used in this clamping circuit.
Device steady-state R DS(on) could be measured by applying the control signal shown in Fig. 2b , where DUT is kept always in ON-state and T1 is controlled by a single pulse.
Device dynamic R DS(on) could be measured by applying the control signal shown in Fig. 2c , where DUT is initially kept in ON-state and T1 blocks all the bias voltage. Then at t1, DUT is switched OFF and at t2, T1 is switched ON, thus Finally at t4, T1 is switched OFF. Thus, DUT trapping time is controlled by t2-t3 while detrapping time is controlled by t3-t4, so R DS(on) values of different trapping and detrapping time could be measured.
The realization of the measurement circuit is shown in Fig. 3 . In the measurement, R load = 100Ω, T1 is a commercial GaN-HEMT (EPC2012C, 200V/5A) while D1 and D2 are the 
B. Measurement results
Several major parameters of the measurement equipments and clamping circuit devices are summarized in TABLE. I. In the measurement, the maximal measured V DS voltage is 3.3V, which could achieve a measurement accuracy of at least When GaN-HEMT is biased at 80V and trapping time is 10µs, the measured voltage V DS(m.) , current I D and voltage V GS are shown in Fig. 4 . Because of the voltage clamping circuit, V DS(m.) is about 1.7V when DUT is OFF, which is much smaller than the bias voltage (80V). It is to be noted that maximal V DS(m.) almost does not change when the bias voltage increases to 120V, thus the measurement accuracy is improved in comparison to a direct measurement.
DUT dynamic R DS(on) values are calculated after instant t in Fig. 4 , which is 1µs after OFF-ON transition when each electrical parameter stabilizes. The obtained R DS(on) values based on the above waveforms is shown in Fig. 5 , in which R DS(on) values are compared between steady-state and dynamic-state when device is biased at 80V and 120V at 25
As shown in the results, R DS(on) values increase with the trapping time and it decreases with detrapping time, and it increases more with a higher bias voltage. For this device, it is observed that when device biased by a certain trapping time, it needs a longer detrapping time to reduce its dynamic R DS(on) values to the steady-state values, which shows that effective R DS(on) values are likely to be higher than theoretical values in application. A behavioural model is proposed based on the measurement results, which will be presented in the next section. According to this R DS(on) -V GS relation, the obtained dynamic R DS(on) values could be represented by static R DS(on) values at the equivalent gate voltage shown in Fig. 6 , where point A corresponds to the R DS(on) value when it is obtained at steady-state, and point B corresponds to the R DS(on) value after certain trapping time. The V GS voltage difference between point A and point B, which is defined as V comp , could be applied to represent R DS(on) change during the trapping and detrapping process. After adding V comp in gate circuit, which is shown in Fig. 7 , device V GS voltage (V GS = V G − V comp ) after trapping time could be adjusted, thus a dynamic R DS(on) value could be obtained.
It is shown that V comp increases with the trapping time and decreases with the detrapping time, in which the phenomena could be modelled in the form of an RC circuit, which is presented in Fig. 7 . In each RC unit, V compn increases when After obtaining the above parameters, the model illustrated in Fig. 7 could be easily implemented in a circuit simulator. In this paper, the model is implemented in PSPICE, where V comp and V 1 · · · V 7 are represented by voltage controlled voltage source and coefficients k 1 · · · k 7 could be calculated once V 1 · · · V 7 are known. 
B. Model extension for different bias voltage
Following by that, the same model is used to represent the measurement results when the device is biased at V DS = 120V. In order to represent device dynamic R DS(on) values of different bias voltages by the model and easily implement it, only V 1 ...V 7 are fitted again when V DS = 120V, while the other parameters are the same as obtained when V DS = 80V.
In such a case, bigger V comp values might be obtained, so 
5.6Ω 31.5Ω 2 × 10 6 Ω 1.6 × 10 4 Ω 2.9 × 10 7 Ω 0.05Ω Obviously, all the above 28 parameters could be fitted again to represent the measurement results when V DS = 120V. However, it might be difficult to find the trend of each parameter with the bias voltage, especially that of R nd , R nt and C n . In contrary, the trend of V n with the bias voltage is easier to be found and implemented in the model.
The obtained parameters of V 1 -V 7 in this situation are given in TABLE III. The comparison between the model and the measurement when device biased at 120V is shown in Fig. 9 , where it is shown that the model could represent the measurement in a reasonable way.
As GaN-HEMT suffered from trapping effect, its R DS(on) values might increase when it switches continuously in a power converter. For this reason, R DS(on) values estimated by the above model is compared with the measurement, and the results will be presented in the next section.
IV. MODEL VALIDATION
A. Switching voltage at 80V
The same electrical circuit shown in Fig. 2a with the control signal shown in Fig. 10 is used to measure device dynamic R DS(on) values when it switches continuously. In order to avoid device self heating, it switches at 10kHz with different duty cycles and a duration of 0.1s .
When switching voltage is 80V and duty cycle (D) is 50% and 90%, the comparison of the R DS(on) values is shown in Fig. 11a and in Fig. 11b separately. As explained previously, device detrapping time to reach its steady-state R DS(on) value is longer than trapping time to increase its dynamic R DS(on) values, which explains that the measured R DS(on) values increase to a factor of two higher than its steady-state value after 0.1s in the measurement. The trapping time in the above measurements varies from 50µs to 10µs and detrapping time varies from 50µs to 90 µs. According the measurement results shown in Fig. 8 , dynamic R DS(on) values are not influenced by detrapping time obviously in this detrapping time range, which might explain that a change of duty cycle does not change device R DS(on) values obviously. The trapping effects can increase R DS(on) values very quickly when trapping time inferior to 10µs, thus it might still increase device R DS(on) values when device using in high frequency converter (more than 100kHz). However, if device switches in high frequency, the switching loss might increase device junction temperature T j , which would also increase device R DS(on) values.
It is also shown in Fig. 11 that the trend of the R DS(on) values increase in the measurement is represented generally well by the simulation, where the difference between the measurement and the simulation in both situations is within 17%. The difference between the simulation and the measurement might be due to the difference between the model and the measurement shown in Fig. 8 on dynamic R DS(on) values. TABLE III: Parameters using to represent GaN-HEMT trapping effect when device is bias at 120V The device is then switched at 120V, of which the comparison between the measurement and simulation results is shown in Fig. 12a . Despite some difference between the measurement and simulation, the increase trend of the R DS(on) values is represented well by the model. The bigger R DS(on) values ripper in the simulation than in measurements is mainly relied on difference illustrated in Fig. 9 between the model and the measurement on R DS(on) change influenced by detrapping time, where the model represents a bigger R DS(on) value variation than the measurement.
The device is then switched at 100V, of which the comparison between the measurement and simulation results is shown in Fig. 12b . In this condition, parameters R nd , R nt and C n are the same as that shown in TABLE II, and parameters V n is interpolated linearly based on the results obtained at  TABLE II and TABLE III . It is shown in Fig. 12b that the simulation represents well the measurement, and obtained dynamic R DS(on) values in this condition is between the values when device biased at 120V and 80V.
Even with some difference, all the above results could validate the proposed model, which could be used to estimate device conduction loss including trapping effect in power converters at different switching voltages.
V. CONCLUSION
In this paper, dynamic ON-state resistance (R DS(on) ) values of a commercial GaN-HEMT is measured at different bias voltages by a proposed electrical circuit, which is constituted by a voltage bias circuit to control DUT trapping time and a voltage clamping circuit to measure DUT on-state voltage. Compared to other electrical characterisation circuits, this circuit has less electrical components and could be easily implemented.
It is shown in the characterisation results that both trapping and detrapping time could influence device dynamic R DS(on) values and a higher bias voltage would give rise to a higher dynamic R DS(on) value. Based on the characterisation results, a behavioural model, which is constituted by a series of RC network, is proposed to represent device dynamic R DS(on) values of different bias voltages. The model is then implemented in PSPICE and validated with the measurement when device switches in a power converter with different duty cycles and switching voltages.
Both the measurement and simulation results show that device R DS(on) values would increase due to the trapping effects. The trapping effects of the device might still increase its R DS(on) values in more than 100kHz high frequency power converters, because device detrapping time to reach its steadystate R DS(on) value is longer than trapping time to increase its dynamic R DS(on) values. The proposed model could be thus used to estimate device conduction loss in a power converter when using GaN-HEMT of different switching voltages.
